Computer Architecture
Numbering Code | U-ENG29 39133 LJ11 | Year/Term | 2022 ・ First semester | |
---|---|---|---|---|
Number of Credits | 2 | Course Type | Lecture | |
Target Year | Target Student | |||
Language | Japanese | Day/Period | Mon.1 | |
Instructor name | OKABE YASUO (Academic Center for Computing and Media Studies Professor) | |||
Outline and Purpose of the Course | We learn pipelined instruction execution, memory hierarchy and parallel processing mechanism in modern computers. | |||
Course Goals |
Understanding the following topics so that you explain them to other people. 1. Instruction Pipeline 2. Memory Hierarchy 3. Parallel Processors |
|||
Schedule and Contents |
Instruction Pipeline (1),1time,Overview of pipelining Instruction Pipeline (2),1time,Pipelined data-path and its control mechanism Instruction Pipeline (3),1time,Data hazards Instruction Pipeline (4),1time,Control (branch) hazards and execptions Instruction Pipeline (5),1time,Instruction-level parallelism Memory Hierarchy (1),1time,Meomory technology Cache (1) Memory Hierarchy (2),1time,Cache (2) Memory Hierarchy (3),1time,Cache (3) Memory Hierarchy (4),1time,Virtual memory (1) Memory Hierarchy (5),1time,Virtual memory (2) Memory Hierarchy (6),1time,Other concepts of memory hierarchy Parallel Processors (1),1time,Overview, SIMD extension, Vector processors Parallel Processors (2),1time,Multithreading, Cache coherence Parallel Processors (3),1time,Shared Memory Multiprocessors End-of-term Exam,1time, Feedback,1time,Explanatoin of exam problems |
|||
Evaluation Methods and Policy | Your achievements in end-of-term exam and per-class exercises are evaluated with respect to the "Course Goals". | |||
Course Requirements | Though not a mandatory prerequisite, you are expected to having received the credit of "Computer Organization" for 2nd-year students. | |||
Study outside of Class (preparation and review) | Through the work on the weakly exercise, review what you learned in each class. | |||
Textbooks | Textbooks/References |
Computer Organization and Design - The Hardware/Software Interface - 5th ed.No. 2, by David A. Patterson and John L. Hennessy, Translated in Japanese by M. Narita, Nikkei BP isbn{}{9784822298432} |
||
Related URL | https://panda.ecs.kyoto-u.ac.jp/portal/ |